

LEMBAR
HASIL PENILAIAN SEJAWAT SEBIDANG ATAU PEER REVIEW
KARYA ILMIAH : PROSIDING *

Judul Karya Ilmiah (Artikel) : Short Channel Effect of SOI Vertical Sidewall MOSFET
 Nama/Jumlah Penulis : **Jatmiko E. Suseno**, Munawar A. Riyadi, dan Razali Ismail (3)
 Status Pengusul : Penulis pertama/penulis ke-..... /penulis korespondensi **
 Identitas Makalah : a. Judul Prosiding : 2008 IEEE International Conference on Semiconductor Electronics (ICSE 2008)
 b. ISBN/ISSN : 978-1-4244-2560-0
 c. Tahun Terbit, Tempat Pelaksanaan : 2009, Johor Bahru, Malaysia
 DOI: 10.1109/SMELEC.2008.4770370
 d. Penerbit/Organiser : IEEE
 e. Alamat repository : <https://ieeexplore.ieee.org/document/4770370>
 PT/web prosiding
 f. Terindeks di (jika ada) : Scopus

Kategori Publikasi Jurnal Ilmiah : ☒ Prosiding Forum Ilmiah Internasional
 (beri ✓ pada kategori yang tepat) ☐ Jurnal Ilmiah Nasional Terakreditasi

Hasil Penilaian Peer Review :

Komponen Yang Dinilai	Nilai Maksimal Prosiding		Nilai Akhir Yang Diperoleh
	Internasional ☒	Nasional ☐	
a. Kelengkapan unsur isi buku (10%)	2,5		2.5
b. Ruang lingkup dan kedalaman pembahasan (30%)	7,5		7.3
c. Kecukupan dan kemutakhiran data/informasi dan metodologi (30%)	7,5		7.3
d. Kelengkapan unsur dan kualitas penerbit (30%)	7,5		7.2
Total = (100%)			
Nilai Pengusul =	25		24.3

Catatan Penilaian artikel oleh Reviewer :

- Kesesuaian dan kelengkapan unsur isi jurnal:**
 Unsur jurnal standar IEEE. Telah ditulis dengan baik.
- Ruang lingkup dan kedalaman pembahasan:**
 Bahasan sudah cukup baik, namun diskusi belum melibatkan paper dan penulis lain/referensi.
- Kecukupan dan kemutakhiran data/informasi dan metodologi:**
 Referensi masih kurang mutakhir pada saat paper terpublikasi. Metode standar dan dapat dirifikasi.
- Kelengkapan unsur dan kualitas terbitan:**
 Paper nasional dan konferensi terindeks, nilai max 25.

$$N = 60\% \times 24.3 = 14.58$$

Semarang, 10 Feb 2020
 Reviewer 1



Prof. Dr. Muhammad Nur, DEA
 NIP. 195711261990011001
 Bidang ilmu/Unit kerja : Fisika FSM UNDIP

* dinilai oleh dua Reviewer secara terpisah
 **coret yang tidak perlu

LEMBAR
HASIL PENILAIAN SEJAWAT SEBIDANG ATAU PEER REVIEW
KARYA ILMIAH : PROSIDING *

Judul Karya Ilmiah (Artikel) : Short Channel Effect of SOI Vertical Sidewall MOSFET
 Nama/Jumlah Penulis : **Jatmiko E. Suseno**, Munawar A. Riyadi, dan Razali Ismail (3)
 Status Pengusul : Penulis pertama/penulis ke-..... /penulis korespondensi **
 Identitas Makalah :
 a. Judul Prosiding : 2008 IEEE International Conference on Semiconductor Electronics (ICSE 2008)
 b. ISBN/ISSN : 978-1-4244-2560-0
 c. Tahun Terbit, Tempat Pelaksanaan : 2009, Johor Bahru, Malaysia
 d. Penerbit/Organiser : IEEE
 e. Alamat repository : <https://ieeexplore.ieee.org/document/4770370>
 f. Terindeks di (jika ada) : Scopus

Kategori Publikasi Jurnal Ilmiah : ☒ Prosiding Forum Ilmiah Internasional
 (beri ✓ pada kategori yang tepat) ☐ Jurnal Ilmiah Nasional Terakreditasi

Hasil Penilaian Peer Review :

Komponen Yang Dinilai	Nilai Maksimal Prosiding		Nilai Akhir Yang Diperoleh
	Internasional ☒	Nasional ☐	
e. Kelengkapan unsur isi buku (10%)	2,5		2,5
f. Ruang lingkup dan kedalaman pembahasan (30%)	7,5		7,2
g. Kecukupan dan kemutakhiran data/informasi dan metodologi (30%)	7,5		7
h. Kelengkapan unsur dan kualitas penerbit (30%)	7,5		7,5
Total = (100%)			
Nilai Pengusul =	25		24,2

Catatan Penilaian artikel oleh Reviewer :

- Kesesuaian dan kelengkapan unsur isi jurnal:**
 Artikel telah sesuai dengan format jurnal dan sesuai template dari IEEE proceeding.
- Ruang lingkup dan kedalaman pembahasan:**
 Pembahasan mengenai pengaruh frekuensi, lingkup pembahasan mengenai data dan artikel. Nilai keakuratan perlu di bahas untuk kegunaan keakuratan dan untuk di bahas.
- Kecukupan dan kemutakhiran data/informasi dan metodologi:**
 Artikel telah sesuai dengan metode penelitian jurnal dan baik. Referensi terbitan 5 x (10) ?
- Kelengkapan unsur dan kualitas terbitan:**
 Artikel terbitan Scopus dan IEEE. Artikel terbitan

Semarang, 30 - 1 - 2020
 Reviewer 2

[Signature]

Prof. Dr. Heri Sutanto, MSi
 NIP. 197502151998021001
 Bidang ilmu/Unit kerja : Fisika FSM UNDIP

* dinilai oleh dua Reviewer secara terpisah
 **coret yang tidak perlu

LEMBAR
HASIL PENILAIAN SEJAWAT SEBIDANG ATAU PEER REVIEW
KARYA ILMIAH : PROSIDING *


Judul Karya Ilmiah (Artikel) : Short Channel Effect of SOI Vertical Sidewall MOSFET
 Nama/Jumlah Penulis : **Jatmiko E. Suseno**, Munawar A. Riyadi, dan Razali Ismail (3)
 Status Pengusul : Penulis pertama/penulis ke..... /penulis korespondensi **
 Identitas Makalah : a. Judul Prosiding : 2008 IEEE International Conference on
 Semiconductor Electronics (ICSE 2008)
 b. ISBN/ISSN : 978-1-4244-2560-0
 c. Tahun Terbit, Tempat Pelaksanaan : 2009, Johor Bahru, Malaysia
 DOI:10.1109/SMELEC.2008.4770370
 d. Penerbit/Organiser : IEEE
 e. Alamat repository : <https://ieeexplore.ieee.org/document/4770370>
 PT/web prosiding
 f. Terindeks di (jika ada) : Scopus

Kategori Publikasi Jurnal Ilmiah : ☒ Prosiding Forum Ilmiah Internasional
 (beri ✓ pada kategori yang tepat) ☐ Jurnal Ilmiah Nasional Terakreditasi

Hasil Penilaian Peer Review :

Komponen Yang Dinilai	Nilai Reviewer		Nilai Rata-rata
	Reviewer I	Reviewer II	
a. Kelengkapan unsur isi buku (10%)	2,5	2,5	
b. Ruang lingkup dan kedalaman pembahasan (30%)	7,3	7,2	
c. Kecukupan dan kemutakhiran data/informasi dan metodologi (30%)	7,3	7	
d. Kelengkapan unsur dan kualitas penerbit (30%)	7,2	7,5	
Total = (100%)	24,3	24,2	
Nilai untuk Pengusul :			

Reviewer 1


 Prof. Dr. Muhammad Nur, DEA
 NIP. 195711261990011001
 Bidang ilmu/Unit kerja : Fisika FSM UNDIP

Semarang,

2020

Reviewer 2


 Prof. Dr. Heri Sutanto, M.Si.
 NIP. 197502151998021001
 Bidang ilmu/Unit kerja : Fisika FSM UNDIP

Document details

1 of 1

Export Download Print E-mail Save to PDF Add to List More... >

View at Publisher

IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE 2008, Article number 4770370, Pages 487-490
2008 IEEE International Conference on Semiconductor Electronics, ICSE 2008; Johor Bahru, Johor; Malaysia; 25 November 2008 through 27 November 2008; Category numberCFP08421; Code 76092

Short channel effect of SOI vertical sidewall MOSFET (Conference Paper)

Suseno, J.E.^{a,b}✉, Riyadi, M.A.^{a,c}, Ismail, R.^a 

^aFaculty of Electrical Engineering, Universiti Teknologi, Malaysia 81310 Skudai, Johor, Malaysia
^bPhysics Department, Diponegoro University, Semarang, 50271, Indonesia
^cDepartment of Electrical Engineering, Diponegoro University, Semarang, 50271, Indonesia

Abstract

View references (10)

Application of asymmetric sidewall vertical metal oxide semiconductor field effect transistors (MOSFETs) is hindered by the parasitic overlap capacitance associated with their layout, which is considerably larger than for a lateral MOSFET on the same technology node. A simple process simulation has been developed to reduce the parasitic overlap capacitance in the asymmetric sidewalls vertical MOSFETs by using SOI (Silicon on Insulator) in bottom planar surfaces side. The result shows that while channel length decreases, the threshold voltage goes lower, the DIBL rises and subthreshold swing tends to decrease, for both structures. It is noted that the SVS MOSFET structure generally have better performance in SCE control compared to bulk vertical MOSFET. The presence of buried oxide is believed to increase the performance of vertical MOSFET, essentially in controlling the depletion in subthreshold voltage. © 2008 IEEE.

SciVal Topic Prominence ⓘ

Topic: MOSFET | Transconductance | Gates

Prominence percentile: 55.159 ⓘ

Author keywords

Parasitic capacitance Sidewall SOI Vertical MOSFETs

Indexed keywords

Engineering uncontrolled terms

Buried oxides Channel length Metal-oxide-semiconductor field-effect transistor MOS-FET
MOSFET structures Overlap capacitance Parasitic capacitance Planar surface
Process simulations Short-channel effect Sidewall Silicon on insulator SOI
Subthreshold Subthreshold swing Technology nodes Vertical MOSFET Vertical MOSFETs

Engineering controlled terms:

Capacitance Charge coupled devices Field effect transistors Metallic compounds
MOS devices Semiconducting silicon compounds Threshold voltage

Engineering main heading:

MOSFET devices

Metrics ⓘ View all metrics >

 PlumX Metrics 
Usage, Captures, Mentions, Social Media and Citations beyond Scopus.

Cited by 0 documents

Inform me when this document is cited in Scopus:

Set citation alert >

Related documents

CMOS-compatible vertical MOSFETs and logic gates with reduced parasitic capacitance
Kunz, V.D. , De Groot, C.H. , Gili, E.
(2004) *ESSCIRC 2004 - Proceedings of the 34th European Solid-State Device Research Conference*

Design and analysis of nanoscale vertical MOSFET using oblique rotating implantation (ORI) method with reduced parasitic capacitance

Saad, I. , Munawar, A.R. , Ahmadi, M.
(2009) *AIP Conference Proceedings*

Self-aligned double-gate (DG) vertical MOSFET's using oblique rotating implantation (ORI) method with reduced parasitic capacitance

Saad, I. , Riyadi, M.A. , Ismail, R.
(2008) *IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE*

View all related documents based on references

Find more related documents in Scopus based on:

Authors > Keywords >

References (10)

[View in search results format >](#)

☐ All [Export](#)  [Print](#)  [E-mail](#)  [Save to PDF](#) [Create bibliography](#)

-
- ☐ 1 Schulz, T., Rösner, W., Risch, L., Korbel, A., Langmann, U.
Short-channel vertical sidewall MOSFETs

(2001) *IEEE Transactions on Electron Devices*, 48 (8), pp. 1783-1788. Cited 69 times.
doi: 10.1109/16.936708

[View at Publisher](#)
-
- ☐ 2 Risch, L., Krautschneider, W.H., Hofmann, F., Schäfer, H., Aeugle, T., Rösner, W.
Vertical MOS transistors with 70 nm channel length

(1996) *IEEE Transactions on Electron Devices*, 43 (9), pp. 1495-1498. Cited 57 times.
doi: 10.1109/16.535340

[View at Publisher](#)
-
- ☐ 3 Choi, Y.-K., King, T.-J., Hu, C.
Nanoscale CMOS spacer FinFET for the terabit era

(2002) *IEEE Electron Device Letters*, 23 (1), pp. 25-27. Cited 151 times.
doi: 10.1109/55.974801

[View at Publisher](#)
-
- ☐ 4 Gili, E., Kunz, V.D., De Groot, C.H., Uchino, T., Ashburn, P., Donaghy, D.C., Hall, S., (...), Hemment, P.L.F.
Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance

(2004) *Solid-State Electronics*, 48 (4), pp. 511-519. Cited 48 times.
doi: 10.1016/j.sse.2003.09.019

[View at Publisher](#)
-
- ☐ 5 Ashburn, P., Groot, D.
Vertical MOSFET's (this project has ended)
<http://www.ecs.soton.ac.uk/research/projects/116>
-
- ☐ 6 Moers, J., Tönnemann, A., Klaes, D., Vescan, L., Van Der Hart, A., Fox, A., Mars, M., (...), Lüth, H.
Vertical silicon MOSFETs based on selective epitaxial growth

(2000) *ASDAM 2000 - Conference Proceedings: 3rd International EuroConference on Advanced Semiconductor Devices and Microsystems*, art. no. 889454, pp. 67-70. Cited 7 times.
ISBN: 0780359399; 978-078035939-0
doi: 10.1109/ASDAM.2000.889454

[View at Publisher](#)
-
- ☐ 7 Hergenrother, J.M., Monroe, D., Klemens, F.P., Kornblit, A., Weber, G.R., Mansfield, W.M., Baker, M.R., (...), et. al.
Vertical replacement-gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length

(1999) *Technical Digest - International Electron Devices Meeting*, pp. 75-78. Cited 90 times.

[View at Publisher](#)
-

- 8 Kunz, V.D., Uchino, T., De Groot, C.H., Ashburn, P., Donaghy, D.C., Hall, S., Wang, Y., (...), Hemment, P.L.F.
Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation

(2003) *IEEE Transactions on Electron Devices*, 50 (6), pp. 1487-1493. Cited 32 times.
doi: 10.1109/TED.2003.813334

[View at Publisher](#)

- 9 Takato, H., Sunouchi, K., Okabe, N., Nitayama, A., Hieda, K., Horiguchi, F., Masuoka, F.
High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs

(1988) *Technical Digest - International Electron Devices Meeting*, pp. 222-225. Cited 96 times.

[View at Publisher](#)

- 10 Bertagnolli, E., Hofmann, F., Willer, J., Maly, R., Lau, F., von Basse, P.W., Bollu, M., (...), Klose, H.
ROS: an extremely high density mask ROM technology based on vertical transistor cells

(1996) *Digest of Technical Papers - Symposium on VLSI Technology*, pp. 58-59. Cited 15 times.

[View at Publisher](#)

👤 Suseno, J. E.; Faculty of Electrical Engineering, Universiti Teknologi, Malaysia; email:jatmikoendro@yahoo.com

© Copyright 2009 Elsevier B.V., All rights reserved.

Organizing Committee

Conference Chair

Prof. Dr. Sahbudin Shaari (*UKM*)

Conference Co-Chair

Prof. Dr. Razali Ismail (*UTM*)

Technical Program Chair

Assoc. Prof. Zaliman Sauli (*UniMAP*)

Secretary

Dr. Badariah Bais (*UKM*)

Treasurer

Dr. Mohd Nizar Hamidon (*UPM*)

Committee Members

Prof. Dr. Muhamad Mat Salleh (*UKM*)

Prof. Dr. Tou Teck Yong (*MMU*)

Prof. Dr. Ibrahim Ahmad (*Uniten*)

Prof. Dr. Uda Hashim (*UniMAP*)

Assoc. Prof. Dr. Roslina Mohd Sidek (*UPM*)

Dr. Dee Chang Fu (*UKM*)

Dr. Azlan Abdul Aziz (*USM*)

Dr. Mohamad Naufal Mohamad Saad (*UTP*)

Dr. Abdul Manaf Hashim (*UTM*)

Dr. Huda Abdullah (*UKM*)

Dr. Mohd. Haniff Ibrahim (*UTM*)

Dr. Ooi Chia Yee (*UTM*)

Mr. Rahman Wagiran (*UPM*)

Hj. Abdullah Lin (*Finisar Malaysia Sdn Bhd*)

Secretariat Office

ICSE2008 Conference Secretariat

Electron Devices Malaysia Chapter

c/o Institute of Microengineering and Nanoelectronics (IMEN)

Universiti Kebangsaan Malaysia, 43600 Bangi, Selangor, MALAYSIA

Phone: +6-03-8921 6332 / 8921 6320

Fax: +6-03-8925 9080

Email: eds@eng.ukm.my / edsmalaysia@gmail.com

Web: www.icse2008.com

Secretariat Staff

Hayati Hussin

Azrin Md Kassim

Norhidayu Hussain

Hayati Md Aris

Nadia Mohd Nasir

Dr. P Susthitha Menon

Abang Annuar Ehsan

Message From ICSE2008 Conference Chair



I would like to welcome all participants and paper presenters to the 2008 IEEE International Conference on Semiconductor Electronics (ICSE2008) held from 25th to 27th November 2008. I hope you will enjoy the conference technical and social programs as well as the beautiful city of Johor Bahru, Johor, Malaysia, situated at the south of the peninsular and at the boundary of our neighboring country, Singapore.

This is the eighth ICSE organized by the Electron Devices Chapter of IEEE Malaysia Section and technically co-sponsored by Electron Devices Society. Over the last sixteen years, the ICSE has become the preeminent international forum on semiconductor electronics embracing all aspects of the semiconductor technology from circuit device, modeling and simulation, photonics and sensor technology, MEMs technology, process and fabrication, packaging technology and manufacturing, failure analysis and reliability, material and devices and nanoelectronics.

This year's conference consists of more than 170 technical papers and several **keynote** speeches by four very prominent members of the micro- and nanoelectronics community. **Prof Cary Y Yang**, from the Center for Nanostructures, Santa Clara, **USA** will speak on *Carbon-based electrical interconnect and thermal interface material*. Prof Cary Y Yang is a Fellow of the IEEE and a past EDS senior president. The **second keynote speaker is Prof Vijay K Arora from the Division of Engineering and Physics at Wilkes University, USA.** He will talk on *Quantum Nanoelectronics*. The other two invited speakers are **Assoc. Prof. Chim WK from the National University of Singapore** who will speak on *Germanium Nanostructures* and **Prof John P R David from the University of Sheffield, UK** who will be giving us insights into *InGaAsN for optoelectronic applications*.

This year, we have separated the technical program into eight group sessions allowing participants to select the topical area of their choice. I wish all of you a pleasant stay in this country and we hope your attendance in this conference will prove to be an enriching experience.

I would like to express my gratitude to Universiti Kebangsaan Malaysia and Universiti Teknologi Malaysia for their co-operation. I would also like to thank the editorial staff, members of the organizing committee, secretarial staff, and everybody who have worked tirelessly to make this conference a reality and a success.

Thank You.

A handwritten signature in black ink, reading 'Sahbudin Shaari'.

Prof. Dr. Sahbudin Shaari
Chair, ED Malaysia Chapter
ICSE2008 Conference Chairman

IEEE International Conference on Semiconductor Electronics (ICSE)

 Copy Persistent Link  Browse Title List  Sign up for Conference Alerts

Proceedings All Proceedings Popular

2008 IEEE International Conference on Semiconductor Electronics

DOI: 10.1109/icse14162.2008

Search within results

Q

Per Page:25 | Export | Email Selected Results

Showing 1-25 of 162

Refine

- Author
- Affiliation
- Conference Location

Quick Links

Search for Upcoming Conferences

IEEE Publication Recommender

IEEE Author Center

Proceedings

The proceedings of this conference will be available for purchase through Curran Associates.

Semiconductor Electronics (ICSE), 2008 IEEE International Conference on

Print on DemandPurchase at Partner

Select All on Page

Sort By:Sequence

[Front cover]
Publication Year: 2008,Page(s):c1 - c1
 (31314 Kb) 



[Spine]
Publication Year: 2008,Page(s):c1 - c1
 (2671 Kb) 



[Back cover]
Publication Year: 2008,Page(s):c4 - c4
 (195 Kb) 



[Title page]
Publication Year: 2008,Page(s):i - i
 (165 Kb) 



[Copyright notice]
Publication Year: 2008,Page(s):ii - ii
 (69 Kb) 



International advisory committee
Publication Year: 2008,Page(s):iii - iii
 (115 Kb) 



Organizing Committee
Publication Year: 2008,Page(s):iv - iv
 (152 Kb) 



Scope of conference
Publication Year: 2008,Page(s):v - v
 (202 Kb) 



Message from ICSE2008 conference chair
Publication Year: 2008,Page(s):vi - vi
 (194 Kb) 



Table of contents
Publication Year: 2008,Page(s):vii - xix
 (286 Kb) 



Plenary invited papers
Publication Year: 2008,Page(s):xx - xx
 (43 Kb) 



Quantum nanoelectronics: Challenges and opportunities
Vijay K. Arora,Michael L. P. Tan
Publication Year: 2008,Page(s):A1 - A6
Cited by: Papers (2)



Abstract ([html](#))  (978 Kb) 

Germanium nanostructures for electronic memory application
W. K. Chim
Publication Year: 2008,Page(s):A7 - A11



Abstract ([html](#))  (1477 Kb) 

Low noise avalanche photodiodes
J.P.R. David
Publication Year: 2008,Page(s):A12 - A12



Abstract ([html](#))  (625 Kb) 

Carbon-based electrical interconnect and thermal interface materials
Cary Y. Yang
Publication Year: 2008,Page(s):A13 - A13



Abstract  (648 Kb) 

Need Full-Text

access to IEEE *Xplore* for your organization?

CONTACT IEEE TO SUBSCRIBE >

New

IEEE Transactions on Technology and Society

Read the Latest Issue



☐

A case study of NMOS AC hot carrier injection lifetime improvement

Zhang Dong;David Kho Ching Tien;Koo Sang Sool;Kim Eui Choong

Publication Year: 2008,Page(s):455 - 457

► Abstract

[\(\(html \)\)](#)

 (1040 Kb)



☐

On the subthreshold measurements of SIC MOSFETs

Idrees S. Al-Kofahi

Publication Year: 2008,Page(s):458 - 461

► Abstract

[\(\(html \)\)](#)

 (874 Kb)



☐

Design of 900MHz voltage-controlled oscillator using 0.18µm CMOS technology

M.H. Siti Maisurah;A. Marzuki;I. Mohd Azmi;A.I. Abdul Rahim;Y. Mohamed Razman

Publication Year: 2008,Page(s):462 - 465

► Abstract

[\(\(html \)\)](#)

 (1043 Kb)



☐

Performance of the forward-biased RF-LNA with deep n-well NMOS transistor

S. F. Wan Muhamad Hatta;N. Soin

Publication Year: 2008,Page(s):466 - 469

Cited by: Papers (1)

► Abstract

[\(\(html \)\)](#)

 (1004 Kb)



☐

Ballistic carrier transport in a quasi-two-dimensional nanoscale field effect transistor (FET)

Ismail Saad;M. Taghi Ahmadi;Razali Ismail;Vijay K. Arora

Publication Year: 2008,Page(s):470 - 474

► Abstract

[\(\(html \)\)](#)

 (2426 Kb)



☐

Silicon pillar thickness effect on vertical double gate MOSFET (VDGM) with oblique rotating implantation (ORI) method

Munawar A. Riyadi;Ismail Saad;Razali Ismail

Publication Year: 2008,Page(s):475 - 479

Cited by: Papers (2)

► Abstract

[\(\(html \)\)](#)

 (1186 Kb)



☐

Comparison Between OTCP and C-V Extraction Methods for Radiation-Induced Traps in MOSFET Devices

Hakim Tah;Boualem Djezzar;Arezki Mokrani;Slimane Oussalah;Abderrazak Smatti;Madjid Benabdelmoumen;Rabah Yefsah;Mohamed Mehlous;Belkacem Mansouri

Publication Year: 2008,Page(s):480 - 483

Cited by: Papers (1)

► Abstract

[\(\(html \)\)](#)

 (994 Kb)



☐

Improved series resistance model for CMOS ESD diodes

Norliza binti Kamal;Albert Victor Kordesch;Ibrahim bin Ahmad

Publication Year: 2008,Page(s):484 - 486

Cited by: Papers (1)

► Abstract

[\(\(html \)\)](#)

 (865 Kb)



☐

Short channel effect of SOI vertical sidewall MOSFET

Jatmiko E. Suseno;Munawar A. Riyadi;Razali Ismail

Publication Year: 2008,Page(s):487 - 490

Cited by: Papers (1) | Patents (2)

► Abstract

[\(\(html \)\)](#)

 (2382 Kb)



☐

Surface morphology of Ni-Fe thin films grown on copper substrates using pulse electrodeposition in ultrasonic field

R. Balachandran;H.K. Yow;B.H. Ong;R.M. Manickam;K. Anuar;W.T. Teoh;K.B. Tan

Publication Year: 2008,Page(s):491 - 494

► Abstract

[\(\(html \)\)](#)

 (1949 Kb)



☐

A novel Partial SOI power device with step in buried oxide for improvement of breakdown voltage

Sharbati Samaneh;Orouji Ali Asghar;Fathipour Morteza

Publication Year: 2008,Page(s):495 - 497

► Abstract

[\(\(html \)\)](#)

 (935 Kb)



Quantum nanoelectronics: Challenges and opportunities

Publisher: IEEE

Cite This

PDF

Vijay K. Arora; Michael L. P. Tan All Authors

2
Paper
Citations

286
Full
Text Views



Abstract

Document Sections

I. Introduction

II. Carrier Transport

III. Conclusion

Authors

Figures

References

Citations

Keywords

Metrics

Abstract:

After forty years of advances in integrated circuit technology, the scaling of Silicon Metal Oxide Semiconductor Field Effect Transistor (MOSFET) has entered the nanometer dimension with the introduction of 90 nm high volume manufacturing in 2004. Presently at 45 nm going to 32 nm node in 2009, the latest technological advancement has led to low power, high-density and high-speed generation of microprocessors. VLSI circuit and device simulation programs rely heavily on the laws of physics that are being discovered and re-discovered as devices are being scaled down to nanometer regime. The scaling of the Si MOSFET below 22 nm may soon meet its fundamental physical limitations. Nevertheless, novel devices and structures such as graphene, carbon nanotube field effect transistors (CNFETs) and nanowires offer a solution to overcome the performance limits. A clear understanding of a unique electronics and transport properties is vital as simulation programs always lag behind in implementing new findings and parameters that may or may not be physics-based. This paper examines quantum and nonohmic transport phenomena that are capable of predicting the performance of a nanostructure in device and circuit simulations. The ideas presented will allow researchers to identify the input physical processes to form an intelligent perspective in interpreting the output obtained.

Published in: 2008 IEEE International Conference on Semiconductor Electronics

Date of Conference: 25-27 Nov. 2008

INSPEC Accession Number: 10428965

Date Added to IEEE Xplore: 02 February 2009

DOI: 10.1109/SMELEC.2008.4770261

► ISBN Information:

Publisher: IEEE

Conference Location: Johor Bahru, Malaysia

I. Introduction

Quantum effects come into play when device length in one or more of the three Cartesian directions is below the carrier de Broglie wavelength, λ_{dB} . The result is transformation of 3D (bulk) analog-like energy spectrum to a digital one resulting in reduced analog-like dimensionality. The digital nature of the energy spectrum for quantum-confined carriers transforms the density of quantum (digital) states and hence affects the carrier transport, including Ohm's law. Nonohmic transport arises due to the fact that Ohm's law-a linear current-voltage paradigm-on which physicists and electronic circuit designers base their investigations breaks down as devices are scaled down to nanometer scale. In a macro-device of the twentieth century, a typical ohmic mean free path $\ell_o = 100\text{nm}$ and a typical critical voltage for triggering the nonohmic behavior, $V_c = (V_t/q) = 26\text{mV}$, where $V_t = k_B T/q = 26\text{mV}$ is the temperature thermal voltage. In these macro-circuits, a 5-V logic voltage was well within the ohmic regime ($V < V_c$). However, as we begin the twenty-first century, a typical device size, L , is in sub-100-nm regime and going smaller, with a critical voltage of 0.26 V or lower. In a micro/nano-circuit, even a low logic voltage of 1 V is above the critical voltage ($V > V_c$). It is a reminder for one to note

Sign in to Continue Reading

Authors

Vijay K. Arora

Faculty of Electrical Engineering, Universiti Teknologi Malaysia, Skudai, Johor, Malaysia

Department of Electrical and Computer Engineering, Wilkes University, Wilkes Barre, PA, USA

Michael L. P. Tan

Department of Engineering, University of Cambridge, Cambridge, UK

Faculty of Electrical Engineering, Universiti Teknologi Malaysia, Skudai, Johor, Malaysia

Carbon-based electrical interconnect and thermal interface materials

Publisher: IEEE

Cite This

PDF

Cary Y. Yang All Authors

46
Full
Text Views



- Abstract
- Authors
- Keywords
- Metrics

Abstract:
Summary form only given. As integrated circuit (IC) technology continues the trend towards sub-45 nanometer feature sizes, it is imperative to retain performance of back-end features such as on-chip interconnects while gaining the cost benefit of scaling. Some major barriers to achieving continuous downward scaling include high resistance and questionable reliability of nanoscale copper lines, and power dissipation in densely packed integrated circuits. This work presents fundamental electrical and thermal characterization of carbon nanofibers (CNF) as a possible solution for next-generation back-end integrated circuit processing. Results of temperature-dependent electrical resistance measurements for CNF arrays demonstrate distinct metallic behavior of these novel nanoscale devices. The current capacity of CNF interconnect test structures is examined and the results are compared with an electrothermal transport model. The use of CNF/copper composite material as a thermal interface for IC packaging is explored and fundamental thermal resistance measurement results show promise of such a composite material for thermal management applications.

Published in: 2008 IEEE International Conference on Semiconductor Electronics

Date of Conference:	25-27 Nov. 2008	INSPEC Accession Number:	10467974
Date Added to IEEE Xplore:	02 February 2009	DOI:	10.1109/SMELEC.2008.4770264
► ISBN Information:			
		Publisher:	IEEE
		Conference Location:	Johor Bahru, Malaysia

Authors

Cary Y. Yang
Center for Nanostructures, Santa Clara University, USA



Low noise avalanche photodiodes

Publisher: IEEE

Cite This

PDF

J.P.R. David All Authors

40 Full Text Views



- Abstract
- Authors
- Keywords
- Metrics

Abstract:
Avalanche photodiodes (APDs) are used in many applications when conventional unit y gain photodiodes cannot provide enough sensitivity and the extra amplification provided by the impact ionization process gives it an advantage. Unfortunately this amplification or gain of the incoming optical signal is always accompanied by some 'excess noise' due to the stochastic nature of the ionization process and sets a limit to the maximum useful gain.

Published in: 2008 IEEE International Conference on Semiconductor Electronics

Date of Conference:	25-27 Nov. 2008	INSPEC Accession Number:	10467973
Date Added to IEEE Xplore:	02 February 2009	DOI:	10.1109/SMELEC.2008.4770263
► ISBN Information:	Publisher: IEEE		
		Conference Location:	Johor Bahru, Malaysia

Avalanche photodiodes (APDs) are used in many applications when conventional unit y gain photodiodes cannot provide enough sensitivity and the extra amplification provided by the impact ionization process gives it an advantage. Unfortunately this amplification or gain of the incoming optical signal is always accompanied by some 'excess noise' due to the stochastic nature of the ionization process and sets a limit to the maximum useful gain. Early work by McIntyre showed that the excess noise depended on the ratio of hole ionization coefficient (β) to electron ionization coefficient (α), and β are semiconductor material dependent and unfortunately $\alpha \approx \beta$, giving rise to relatively high excess noise. In recent years, work done at the University of Sheffield has shown that low excess noise can be obtained in homojunction structures simply by utilising thin avalanching regions. Experimental results show that contrary to conventional theory, the excess noise actually decreases as the avalanching width reduces. The reason

Sign in to Continue Reading

Authors

J.P.R. David
University of Sheffield, UK



Germanium nanostructures for electronic memory application

Publisher: IEEE

Cite This

PDF

W. K. Chim All Authors

86 Full Text Views



Abstract

Document Sections

- I. Introduction
- II. Fabrication of Germanium Nanocrystal Devices
- III. Results and Discussion
- IV. Conclusion

Authors

Figures

References

Keywords

Metrics

Abstract:

The increasing use of portable electronics and embedded systems has resulted in the need for low-voltage, high-density nonvolatile memory devices. Nanocrystal memories, utilizing the Coulomb blockade effect, have the potential to satisfy such a requirement. The primary motivation in the use of nanocrystal memories is the potential to scale the tunnel dielectric thickness to a small dimension, resulting in lower program and erase voltages during operation. By using nanocrystal charge storage sites that are electrically isolated, charge leakage through localized oxide defects can be reduced, even with the use of a thin tunnel dielectric. In this presentation, methods of synthesizing and controlling the size and distribution of germanium (Ge) nanocrystals in a tri-layer insulator gate stack memory device will be presented. Investigations into the charge storage mechanism and electrical performance of Ge nanocrystal memory devices will be discussed. The role of traps/defects in Ge nanocrystal charge storage and how the energy location of trap levels can be engineered for improved device performance will be presented. Finally, scanning capacitance microscopy/spectroscopy (SCM/SCS), a nanocharacterization technique based on scanning probe microscopy which can be used to analyze electron and hole charging in Ge nanodots, will also be discussed.

Published in: 2008 IEEE International Conference on Semiconductor Electronics

Date of Conference: 25-27 Nov. 2008

INSPEC Accession Number: 10428966

Date Added to IEEE Xplore: 02 February 2009

DOI: 10.1109/SMELEC.2008.4770262

► ISBN Information:

Publisher: IEEE

Conference Location: Johor Bahru, Malaysia

I. Introduction

Nanostructures have received increasing interest because of their peculiar and superior properties as compared to bulk structures. Nanocrystals, also known as quantum dots, nanodots or artificial atoms, are zero-dimensional structures (as size quantization takes place in three spatial dimensions) with size typically between 1 and 100 nm. Nanocrystals could potentially be incorporated into charge storage devices and transistors for electronic applications. This is especially useful in device miniaturization to extend the

Sign in to Continue Reading

Authors

W. K. Chim
Department of Electrical and Computer Engineering, National University of Singapore, Singapore

